

C-MOS Gate-Array

TS480


DESCRIPTION

The TS480 is a semicustom masterchip built in a double metal C-MOS technology. The main application of this component array is to realize mixed-signal ASICs (Application Specific Integrated Circuits) of moderate complexity in a rather short development time and with low development costs. The chip contains a lot of different active and passive components which can be interconnected by two customized metal masks and a via mask. The larger part of the TS480 has a gate-array structure which is mainly used for digital circuits. In addition to the gate array part, it contains an analog section with transistors of different sizes, diodes, resistors and capacitors. This part can be used to realize numerous analog functions. Finally, a third part contains a 64 bits EPROM cell which allows to adjust electrically some parameters. The available components and the low threshold voltage of the employed C-MOS process make the TS480 specially suited to build low current and low voltage circuits.

FEATURES

- Digital part: 4'800 transistor pairs (N-MOS and P-MOS)
- Analog part: Separate N-MOS and P-MOS transistors, diodes, low and high value resistors, floating capacitors
- 28 input/output cells
- 64 bits EPROM
- Programmable by two metal masks and one via mask. Very flexible wiring possibilities
- Processed with the proven C175SC technology of PHILIPS SEMICONDUCTORS
- Supply voltage range: 0.9V to 9.0V
- High speed operation: min. 100MHz toggle frequency at $V_{DD} = 4.5V$
- Small chip size: 1.44mm x 2.40mm
Encapsulation in SO8 package possible

LAYOUT



CROSSMOS LTD
Rue de la Gare 15b
CH-2074 Marin
Switzerland

Phone: +41 32 753 6272
Fax: +41 32 753 6109
Mail: info@crossmos.ch
Web: www.crossmos.ch

October 2004

Page 1

C-MOS Gate-Array

TS480

SHORT PROCESS DESCRIPTION

- N-well silicon-gate C-MOS process. PHILIPS process code: C175SC
- Low threshold voltage: $V_{TN} = 0.60V \pm 0.15V$, $V_{TP} = 0.80V \pm 0.15V$
- Gate oxide: 17.5nm, $1.97fF/\mu m^2$
- Nominal gate length: $Leff_N = 0.85\mu m$, $Leff_P = 1.0\mu m$
- Operating voltage range: 0.9V to 9V
- 2 metal layers, 1 polysilicon layer
- Floating capacitor between metal1 and polysilicon: $0.85fF/\mu m^2$
- Polysilicon: Width $1.0\mu m$ Pitch $2.4\mu m$ Sheet resistance $30\Omega/square$
Metal1: Width $1.2\mu m$ Pitch $2.4\mu m$ Sheet resistance $60m\Omega/square$
Metal2: Width $1.2\mu m$ Pitch $2.4\mu m$ Sheet resistance $35m\Omega/square$
- Contact holes: $0.6\mu m \times 0.6\mu m$, vias: $0.8\mu m \times 0.8\mu m$
- P-substrate ($0.01\Omega cm$) with p-epitaxial layer $12\mu m$ ($10\Omega cm$)
- Number of masks: 13
- Number of custom masks: 3

DIGITAL PART

- 4'416 transistor pairs standard sized (N: 6.0/1 P: 8.4/1)
- 256 transistor pairs with small dimensions (N: 2.4/1 P: 2.4/1) specially suited for lower current frequency dividers
- 128 transistor pairs with adapted dimensions (N: 6.0/1 P: 2.4/1) specially suited for level shifters
- 64 bits EPROM specially interesting to electrically adjust some analog parameters
- 28 input/output cells
- The basic transistor pairs can be connected with the metal mask into NOR and NAND gates with any number of inputs, into transmission gates, combined logic functions, latches, flip-flops, etc.

 **CROSSMOS** LTD
Rue de la Gare 15b
CH-2074 Marin
Switzerland

Phone: +41 32 753 6272
Fax: +41 32 753 6109
Mail: info@crossmos.ch
Web: www.crossmos.ch

October 2004

Page 2

C-MOS Gate-Array

TS480

ANALOG PART

MOS TRANSISTORS

Size	Width (μm)	Length (μm)	Number
NA	6.0	5.6	768
PA	6.0	5.6	768

The transistors of size NA and PA are mainly used for amplifiers and comparators. The 5.6 μm gate length results in a lower offset voltage and higher gain for the amplifier than the standard 1 μm gate length.

The N-well of the P-MOS is divided into several isolated regions, allowing an optimum circuit design in case of different supply voltages (e.g. for voltage doublers, separate LCD supply, etc.).

DIODES

78 single emitter bipolar PNP substrate transistors are provided. They are mainly foreseen for temperature compensated bandgap voltage references. Their small emitter area of 4.8 μm x 16.8 μm provides a higher current density for low power applications.

RESISTORS

Value (Ω)	Number	Tolerance (%)	TC ($\%/^{\circ}\text{C}$)
800	768	-30 +30	0.06
2250	32	-30 +30	0.06
55k	96	-10 +10	0.53
275k	46	-10 +10	0.53

CAPACITORS

	Size 1	Size 2
Maximum capacitance	0.32pF	9.8pF
Substrate capacitance (typ.)	0.03pF	1pF
Number of areas	384	16

The floating capacitors of size 1 are built between the polysilicon and the metal1, in areas where the polysilicon is covered only by a thin oxide layer which results in a high specific capacitance.

The floating capacitors of size 2 are built as a sandwich. A floating part between metal1 and polysilicon has a value of 2.8pF and the other part is a gate to substrate capacitance of 7pF.

 **CROSSMOS** LTD
Rue de la Gare 15b
CH-2074 Marin
Switzerland

Phone: +41 32 753 6272
Fax: +41 32 753 6109
Mail: info@crossmos.ch
Web: www.crossmos.ch

October 2004

Page 3

C-MOS Gate-Array

TS480

PERIPHERY


The periphery consists of 28 identical cells containing one pad, two buffer transistors (1 N-MOS and 1 P-MOS) and two 60k Ω pullup/pulldown resistors. Each cell is programmable as supply, as input, as push-pull output, as open-drain output or as bidirectional I/O pin. The output transistors can also be connected as transmission gates. The transistors of adjacent cells can be connected together to increase the output drive capability.

An electrostatic discharge (ESD) structure which protects the pin against overvoltage is also part of each periphery cell. This structure sustain ESD test pulses of more than 2kV (Generator impedance: 100pF, 1.5k Ω)


Size of the output transistors:	N-Buffer	203 μ m / 2.0 μ m
	P-Buffer	422 μ m / 1.2 μ m

Typical characteristics of the output transistors

N-Buffer



P-Buffer



CROSSMOS LTD
Rue de la Gare 15b
CH-2074 Marin
Switzerland

Phone: +41 32 753 6272
Fax: +41 32 753 6109
Mail: info@crossmos.ch
Web: www.crossmos.ch

October 2004

Page 4